Up to the present, the wave union method can achieve the best timing performance in FPGA based TDC designs. However, it should be guaranteed in such a structure that the non-thermometer code to binary code (NTH2B) encoding process should be finished within just one system clock cycle. So the implementation of the NTH2B encoder is quite challenging considering the high speed requirement. Besides, the high resolution wave union TDC also demands the encoder to convert an ultra-wide input code to a binary code. We present a fast improved fat tree encoder (IFTE) to fulfill such requirements, in which bubble error suppression is also integrated.
Introduction
High resolution time measurement is very important in high energy physics (HEP) experiments, especially in time-of-flight (TOF) detector systems, and time-to-digital converters (TDC) are the essential parts in it. For instance, in the readout electronics of the a large ion collider experiment (ALICE) TOF detector [1] , the kernel is an ASIC TDC chip named HPTDC which was developed specifically for HEP applications [2] . The HPTDC was also used in the electronics of the Beijing spectrometer (BESIII) TOF system [3] , in which a 25 ps time resolution is achieved. There is a good review of the evolution of time-to-digital converters in Ref. Since the encoding process must be finished within just one clock cycle, it is quite challenging to implement the encoder to convert such an ultra-wide non-thermometer code to a binary code in such a short time period. The NTH2B encoder also needs to filter out the bubble errors in the non-thermometer codes, which are caused by different sources, e.g. meta-stability, uneven propagation delays, etc.
In our wave union TDC design, the period of the wave union launcher is designed to be longer than the system clock period so that there is no more than one oscillating rising edge in every clock cycle. This results in that the non-thermometer code is quite similar to the thermometer code, which can simplify the NTH2B encoding process. The methods used in thermometer code to binary code (TH2B) encoders can be references for the design of this NTH2B encoder. There has been much work in implementation of high speed and low power TH2B encoders in ASICs for flash analog to digital converters [12] [13] [14] [15] [16] [17] . A common approach is to use a gray or binary ROM based encoder [14] . Although the ROM-based encoder is simple and straight forward to design, it is slow and cannot suppress bubble errors. The Wallace tree based encoder was first used by C. Wallace in 1964 [18] , which counts the number of bit "1" T OSC >T TDL >T CLK .
Methodology and implementation
(
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Bubble error suppression
The bubble errors around the transition edges may occur due to uneven propagation delays or noises in the FPGA structure. The common method to detect the 1-0 transition in the thermometer code is using a 2-input AND gate with one input inverted [14] . But 2-input AND gates cannot suppress the bubble error. In our design, when a bubble error occurs in the non-thermometer code, there will be more than one "1" appears at the one-out-of-N code, which may lead to catastrophic errors in the binary code. The 4-bit input AND gate recognizes a 4-bit pattern "0001" (not a 2-bit pattern "01") as 
One-out-of-N code to binary code converter (ON2BCC)
The one-out-of-N code from the NT2ONC is passed to the second stage of the IFTE, One-Out-of-N code to binary code Converter (ON2BCC), in which multiple trees of OR gates and pipeline registers are employed. As mentioned above, the fat tree encoder was first used in an ASIC [15] with no need of pipeline registers, because the signal logic delays of OR gates from the inputs to binary code outputs are uniform, which is guaranteed by manual layout.
However, the interconnection route delays in
FPGAs are unpredictable, so special care must be taken. The total signal delays in FPGAs (consisting of the logic delays and route delays) of some critical paths could be much longer than the others; therefore, we added pipeline registers to guarantee a good timing margin in high speed situation.
We proposed a new IFTE structure with pipeline registers inserted in the fat tree encoder logic to reduce critical path delays. 
where N and n represent the bit numbers of one-out-of-N code and the binary code, with a 
The pipeline register is inserted after every 2-input OR gate in the basic tree. In the output bit trees, the 2-input OR gates are replaced by 
Test results
An evaluation board with readout via the PCI extensions for instrumentation (PXI) bus was designed to test the performance of the proposed IFTE scheme and the 2-channel wave union TDC implemented in the FPGA. The photograph of the board is shown in Fig. 6 . The test results are presented as follows. Fig. 6 . Picture of the evaluation board.
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Conclusion
We proposed a fast improved fat tree encoder, which is especially suitable for high speed, ultra 
